Absrract-Hot-electron currents and degradation in deep submicrometer MOSFET's at 3.3 V and below are studied. Using a device with L,,, = 0.15 pm and T,,, = 7.5 nm, substrate current is measured at a drain bias as low as 0.7 V; gate current is measured at a drain bia5 as low as 1.75 V. Using the charge-pumping technique, hot-electron degradation is also observed as drain biases as low as 1.8 V. These voltages are believed to be the lowest repnrted values for which hotelectron currents and degradation have been directly observed. These low-voltage hot-electron phenomena exhibit similar behavior to hotelectron effects present at higher biases and longer channel lengths. N o critical voltage for hot-electron effects (such as the Si-Si02 barrier height) is apparent. Established hot-electron degradation concepts and models are shown to be applicable in the low-voltage deep submicrometer regime. Using these established models, the maximum allowable power supply voltage to insure a 10-year device life-time is determined as a function of channel length (down to 0.15 am) and oxide thicknesses.
I. INTRODUCTION ECAUSE of hot-electron reliability limitations, the B power supply voltage for future VLSI systems will have to be reduced. However, as channel lengths approach the deep submicrometer regime and as the power supply voltage approaches the Si-Si02 barrier height, the validity of established hot-electron models and concepts must be re-examined. It has been hoped that for drain biases lower than some critical value (e.g., 2.7 V ) , electrons would not be able to gain sufficient energy to generate gate current or to cause interface damage and device degradation regardless of the amount that the channel length is reduced [I]. However, studies have shown that measurable device degradation occurs at = 2.5 V at room temperature for a device with Celt = 0.3 pm [2] and at VDrai, = 2.2 V at 77 K for a device with Lelr = 0.8 pm [3] . Because no gate current was detected below the Si-SiO? barrier height in either of these two studies, it was concluded that the interface damage was caused by electrons with energies below the Si-Si02 energy barrier. However, for a device with = 0.14 pm, IGdrC has been directly measured at drain biases as low as 2. 35 11. DEVICE FABRICATION The deep-submicrometer MOSFET's used in this study were fabricated using an NMOS technology for which the temperature cycle after source/drain implantation (As, 3 x 10'5cm-', 50 keV, 0" inclination) was limited to 30 min at 900°C in order to reduce the junction depth. Conventional g-line optical lithography ( A = 436 nm) was used to define all levels, including that for the gate. The deep-submicrometer gates were obtained by calibrated thinning of the optical defined photoresist patterns in oxygen plasma 171. Gate oxides ranging from 5.6 to 15.6 nm in thickness were grown. Threshold voltage implants were chosen to adjust the long-channel Vr between 0.4 and 0.6 V for all oxide thicknesses; the average surface substrate doping ranged from 4 x 10'7-10'8 cm-3. The junction depth, as determined by spreading resistance measurements, is 0.16 pm.
Different electrical techniques [8]- [ IO] were used to determine the effective channel length. There exists at least a 0.05-pm uncertainty in the value of LCn calculated using these electrical methods. In this study, the mean value of the various techniques is used. Fig. 1 displays the drain-current characteristics for an Left. = 0.15 pm device. taken to insure that parasitic current components from either junction leakage or Fowler-Nordheim tunneling were negligible. From Figs. 2 and 3, it is important to note that no major difference in the Isub or f,,,, characteristics is apparent between low and high drain voltages or between short and long channel lengths. There is no evidence of any critical drain voltage for the hot-electron currents such as VDrdi,, = 2.7 V (the minimum Si-SiO? barrier height including the effects of maximum barrier lowering). Based on the effective-temperature model, analytical expressions for substrate and gate current have been de-
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where C,( E,,,) is a weak function of the gate-drain oxide field E,,, T , is the effective electron temperature. 9; is the critical energy required for impact ionization, and is the effective barrier height (a function of E,,, due to the barrier lowering). Expressions similar to (1) and (2) can also be derived based on the lucky-electron model [ 
121.
The quantity T , is modeled as a function of the peak lateral electric field E,,,.
where X is the electron mean-free path length.
From (1) and (2), by eliminating the exponential T, (or E,,,) term, one can derive the following correlation between the gate and substrate currents [ 121:
where C , ( E , , ) is a weak function of E,,,. As shown in In Figs. 2 and 3, there appears to be no abrupt change in the substrate or gate current characteristics as the effective channel length is reduced down to 0.15 pm; likewise, there appears to be no abrupt change as the drain bias is reduced. In Fig. 4 , no change in the correlation between substrate and gate current is observed even at low VDr,,,,. These observations suggest that the physical mechanisms responsible for hot-electron currents at long Le,? and at high VDral, are also likely to be present in the lowvoltage deep-submicrometer regime. which carriers gain all their kinetic energy from the applied external potential, is not adequate to explain this low-voltage behavior. There exist several possible explanations for the existence of low-voltage hot-electron currents. The quasiequilibrium model proposes that the hot-electron gas in the channel exists in quasi-equilibrium at an elevated electron temperature due to heating from frequent electron-electron and/or electron-phonon collisions. The electron temperature is a strong function of the lateral electric field. Additional electron heating can also occur due to the thermionic emission of hot electrons in the presence of vertical electric fields (real space transfer)
B. Mechanisms for
[14]. The heated electron gas can be characterized by either a Maxwellian [I51 or a non-Maxwellian [16] energy distribution. The low-voltage substrate and gate currents are due to electrons, existing in the high-energy region of the energy distribution, which require only minimal additional energy from the applied external electric field to either undergo impact ionization or overcome the oxide potential barrier.
Next, Auger recombination, where an electron and hole recombine transferring their energy to another electron, has also been proposed as a possible mechanism for supplying the additional required energy for the hot-carrier currents [ 1 I]. Finally, Monte Carlo simulations and theoretical considerations suggest that electron-phonon interactions at high energies in the silicon conduction band can lead to quantum-mechanical collision broadening which results in a dispersion of the electron energy levels 1171. MOSFET whose source and drain are grounded, the surface is alternately biased between inversion and accumulation. During inversion, interface states are filled by conduction-band electrons supplied by the source and drain. During accumulation, this trapped charge recombines with substrate holes producing substrate current.
In this study, the charge pumping measurements were performed using a square-shaped gate-voltage waveform with a frequency of 1 MHz and a rise and fall times of 10 ms. The source and drain were grounded. The gate bias was changed between -1 and 1 V. This bias was high enough to insure that the channel was swept between accumulation and inversion, but low enough to prevent any measurement-induced degradation. Fig. 6 displays the dependence of I-V and charge-pump degradation and I s , h / W , " on gate bias. The linear current was measured at VD,,, = 0.1 V and VGdre = 1 .O V; transconductance was measured at the gate bias where g,,, peaks and at VD,,, = 0.1 V . The I-V measurements were performed in the forward mode. From Fig. 6 , it is evident that similar to I-V degradation, charge-pump degradation correlates with the substrate current; maximum degradation for both quantites occurs close to peak Is,,/w,f). Upon closer examination of Fig. 6 , one observes that the AIC,,/Ic,,,, peak occurs at slightly lower VGdte than does the Isub peak. This is because AN,, (which is proportional to A I~, , /~~, , o ) is actually expected to correlate with I l u b / l D r a ] n rather than I S u h / W c f i [6]. From Fig. 6 , it is not clear whether the peak AID/Zm degradation, which is also expected to correlate with ~~"h/~&.a,,,, occurs at a lower VGatc than does the Is,,/ We,. peak. From theoretical considerations, Iiub/I&Jin can be shown to be a more accurate A. The Charge-Pumping Measurement Technique indicator of the electron temperature than I,,,/ W,,, 161. Because of its increased sensitivity over conventional However, it has been shywn that for short-channel de-I-V measurements, the charge-pumping technique [ Fig. 6. Correlation between A l , , , / l , , , , , , AIf,/Ifnl. and I,,,,/W,,, . Devices were stressed at VI,,,,,,, = 4.5 V for varying VCi~,,<( T,,,,,, = SO min).
B. Correlation Between Charge-Pump Degradation and I-V Degradation
stressed at a fixed gate bias at the point of maximum charge-pump degradation which is close to the peak substrate current ( V,,,, = 1 .O V ) . In Fig. 9 , A t~, , / t < , , o is shown to correlate with substrate current over a wide voltage range of drain voltages (even down to 1.8 V ) . A hot-electron degradation model relating hot-electron-induced interface states with substrate current has been developed [6] . The number of hot-electron-induced interface states can be expressed as a function of the electron temperature [6].
( 5 )
ANlf [b e-Jl*l~/kT< oc e-II*u/kTc For a fixed-gate bias and oxide thickness, the drain current does not change significantly over the range of drain biases normally used during hot-electron stressing. Thus the term t D can be considered a constant. From ( I ) and (9, one obtains 161
where a,, is the critical energy for interface-state formation, and the quantity n describes the time dependence of the degradation. From Fig. 9 , the slope is approximately equal to 1.25. Using a value of T , , , , , = 500min plicable even for drain voltages much below the Si-SiO? barrier height and Substrate current has been shown to be proportional to e'l/''xE,pl [ 6 ] . Using quasi-two-dimensional analysis, the maximum lateral electric field at the drain can be modeled as E,,, = ( VDr,,, -VD SAT)//O [23] where the quantity 1, is a characteristic length of the lateral electric field and is a function of channel length, oxide thickness, and junction depth. This electric field model has been shown to be valid for devices with Lclt as small as 0.2 pm [24] . Fig.  10 shows that the correlation between hot-electron degradation and 1 /( VD,,,, -VDSAT), which has been shown to exist for longer Le" and higher VD,,, [2], [3], also exists in the low-voltage deep-submicrometer regime. This result suggests that E,,, can still be considered the driving force behind hot-electron degradation. Thus established hot-electron degradation concepts and lifetime prediction models appear to be applicable in the low-voltage deepsubmicrometer regime.
V. HOT-ELECTRON RELIABILITY

A . Length and Oxide Thickness Dependence of Hot-Electron Degradation
Having shown that existing degradation models are valid in the low-voltage deep-submicrometer regime, " " . . . . . . . . . Lifetime is defined as 10% linear current degradation.
these models [6] are now applied to determine the maximum allowable power supply voltage. In Fig. 11 , linear current degradation is plotted as a function of channel length for different oxide thicknesses; all devices have been stressed under the condition of l s u b / W~l , = 10 pA/pm for 50 min. In Fig. 12 , device lifetime is plotted as a function of ISuh/WelT; device lifetime is defined as the stress time required to reach a 10% reduction in the forward linear current drive for a bias of VGate = 3 V and In both Figs. 11 and 12, even at the same substrate current, hot-electron degradation worsens as Lett. is reduced. This phenomenon is believed to be due to the nonscalability of the degraded region [25] ; as the channel length is reduced, the ratio of the length of the degraded region to Lei, increases. In Fig. 1 1 , for the same Is,,/ We,,., less device degradation is observed as the oxide thickness is reduced. It has been proposed that less electron trapping/ interface-state generation occurs due to the reduced time VD,,in 0. 1 v. Fig. 13 shows the extrapolated maximum allowable power supply voltage to insure a 10-year lifetime as function of L, for devices biased at peak ZSuh. For a given substrate current and degradation measurement bias condition, MOSFET's with thinner oxides exhibit less draincurrent degradation than those with thicker oxides (see Fig. 11 ). However, for a given drain bias, MOSFET's with thinner gate oxides also exhibit greater peak fSuh [6] . These two counteracting trends explain why the hot-electron power-supply values in Fig. 13 are roughly independent of To,. The transistors analyzed for Fig. 13 are nonlightly doped drain (LDD) devices and have conventional arsenic drains ( x j = 0.16 pm). The effect of employing LDD devices is expected to raise vertically the allowable power supply curve by 1 to 2 V depending upon the LDD optimization utilized.
1F.F.E TRANSACTIONS O N t L E C T R O N
B. Deep-Submicrometer Power-Supply Voltage Limitations
VI. CONCLUSIONS
In this study, hot-electron currents and degradation in deep-submicrometer MOSFET's at low voltages have been studied. It is observed that no critical voltage for hot-electron effects is apparent and that the physical mechanisms responsible for hot-electron currents and degradation at long channel lengths and at high drain biases are also likely to be present in the low-voltage deepsubmicrometer regime.
